Regviz

Silicon Labs /EFR32FG23B010F512GM48 /MODEM_S /BCRDEMODARR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as BCRDEMODARR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32FG23B010F512IM40/MODEM_NS/BCRDEMODARR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0ARREYEQUAL0EYEOPENTHD0SYMBWMAX0SYMBWMIN 0 (BCRCFESRC)BCRCFESRC 0CFEQUALTHD 0 (KSICOMPEN)KSICOMPEN 0 (ENCFEQUAL)ENCFEQUAL

Description

No Description

Fields

ARREYEQUAL

ARREYEQUAL
EYEOPENTHD

Expected Deviation
SYMBWMAX

Expected MAX Duration
SYMBWMIN

Expected MIN Duration
BCRCFESRC

BCR CFE INPUT SOURCE
CFEQUALTHD

BCR Demod CFE Qualifer THRD
KSICOMPEN

BCR KSI COMP. ENABLE
ENCFEQUAL

Enable BCE CFE Qualifer

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data